We present a new type of pFET synapse; by degenerating the source, the oxide currents provide stabilizing feedback to the floating gate and to the drain. We present experimental measurements from a floating-gate synapse that simultaniously computes four-quadrant products of its input and weight values, and computes a four-quadrant correlation, typical of hebbian and backpropagation learning rules, between the input and drain voltages. Our four-quadrant synapse is built from two source-degenerated pFET synapses; by adding weak exponential feedback to the source of a floating-gate pFET synapse, we obtain a floating-gate synapse with unique dynamical properties. This four-quadrant synapse can become the fundamental building block of many continuoustime neural-network learning algorithms.
Floating-gate devices have come to be seen not only as memory elements, but as continuous-time circuit elements operating a variety of timescales. This paper presents a floating-gate synapse that computes four-quadrant products of its input ( X i ) and its weight value ( W i j ) , and computes a four-quadrant correlation of the input and error signal ( e ; ) . Figure 1 shows a diagram of a continuously adapting neural array; the inset shows schematically the synapse computations for the ath row and for the j t h column. This error signal could either be a function of the output, as in Hebbian or other unsupervised algorithms, or due to an error in the desired output, as in gradient-descent algorithms. Four-quadrant multiplications are essential in most adaptive-filter and neural-network applications. Biological synapses use two-quadrant multiplications, but excitatory (positive multiplication) and inhibitory (negative multiplication) synapses are used in a cooperative fashion to achieve this functionality when needed [3] .
Our four-quadrant floating-gate synapses, as well as our previous synapses [2] , are well suited to large synaptic arrays because of five important properties. First, in the absence of learning, the weight is stored permanently, because the charge leakage from a floating gate is negligible. Second, the synapse's output current is the four-quadrant product of the input signal with the synaptic weight. Third, because our synapse only requires two floating-gate transistors per synapse, the synapse still requires minimal area. Fourth, the synapse can dissipate a minimal amount of power, because it can operate at subthreshold current levels. Fifth, this synapse implements a four-quadrant learning rule for The weight of the s-d pFET synapse, as well as the nFET synapse, tends to converge towards 1, where the weight of the pFET synapse tends to diverge from 1 to the floating gate, and Cz as the capacitance between floating gate and drain (which is not explicitly drawn for clarity).
Input
We model the &=-diode element, seen in Fig. 2 , as a weakly exponential device:
where A V represents the change in V from the bias level, I, is the quiesent current through the device, and I E~ is a device parameter. We build integrated synapses using a short-channel pFET with significant drain-induced barrier lowering (DIBL) to implement the I E~ diode-element. A transistor that strongly exhibits DIBL shows an exponential change in current for a linear change in drain voltage.
For this paper, we consider the single-transistor synapse operating with subthreshold channel currents; many of the behaviors extend qualitatively to above-threshold operation. We will model voltage and current swings around the circuit's steady-state values, because the input signals are capacitively coupled to the floating gate. By equating the drain current in a subthreshold pFET to the &=-diode current, we obtain the source-degenerated pFET model equation for IF* much less than l, which is our region of interest. We describe the subthreshold floating-gate s-d pFET channel current in saturation, Is, for a change in the pFET's floating-gate voltage, AVf,, around a bias current, I,o, as (neglecting Early effect) [I] where f i P is the fractional change in the pFET surface potential due to a change in AVf,, and UT is the thermal voltage, E . Figure 2b shows the channel current through this synapse as a function of gate voltage for threc sizes of K,; decreasing K, reduces the change in channel current for a fixed gate-voltage swing. The K, element is effectively cascoded by the pFET; therefore, the maximum voltage gain of this transistor is is identical to that of a subthreshold pFET transistor.
To analyze the adaptation behavior in FGMOS circuits, we decompose our variables into components that change at fast and slow rates. The fast-rate variables represent the rapid changes due to the input signals; the slow-rate variables represent the floating-gate charge. We represent the weight, W, as the slow change in the source current due to changes in the floating-gate charge. We can modify (2) in terms of these fast and slow variables as
(3)
AV,, is an attenuated factor of A I L , because we capacitively couple into the floating-gate.
We use hot-electron injection to add electrons to floating gates, and we use electron tunneling to remove electrons from floating gates. We showed previously that we can model the floating-gate current, the difference between the tunneling current and the injection current, for the sourcedegenerated pFET synapse as [2] 1 , Figure 2c illustrates the dynamics of (4) by plotting the derivative of W versus W .
From Fig. 2c we see that the s-d pFET synapse tends to converge to its steady state at W = 1; if W > 1, the negative derivative decreases W towards 1, else if W < 1, the positive derivative increases W towards 1. The trajectories for the basic pFET synapse diverge from 1. Adding the source-degeneration feedback resulted in a stablizing pFET synapse, because for small IC,, an increase in the source current requires a large increase in the source voltage, which decreases the drain-to-source voltage, and that, in turn decreases the injection current.
COUPLED ARRAYS OF S-D PFET SYNAPSES
A practical application is to couple an array of synapses, such that each shares the same drain voltage, and the total current from this drain line is fixed by a transistor current source. Figure 3 shows experimental measurements of four s-d pFET transistors coupled through their drain terminals. We can indirectly measure the synapse currents by measuring the source voltages (VI, VZ, V3, and Vl), because the current through the IC, elements is a known exponential function of these source voltages. We first see that the output voltage and the individual source currents have settled to non-zero steady-states, which would only occur if the gate-current feedback was stabilizing in both changes in the gate voltage and in the drain voltage. We then see that after applying a voltage step to the first input, the . ,< .
-0.3 Figure 5 : Difference of the DC source voltages due to two 220Hz sine-wave inputs of versus phase difference between the two sine waves. In the first case, both input and output amplitudes were 615mV-pp, and in the second case, both input and output amplitudes were 970mV-pp. [2] ; a coupled network of pFET synapses will have at most one non-zero weight for constant inputs. Figure 4 shows the circuit and symbol from the floatinggate synapse. The input to this synapse, or a column of synapses, enters in on AFGAs (Autozeroing Floating-Gate Amplifiers, see [2, 11) to eliminate any slow variation on the input signal and to provide an inverted version of the input. This synapse couples two s-d pFET synapses in a way that subtracts out their common responses to achieve a fourquadrant multiplication and correlation. The dynamics of two or more coupled floating-gate synapses result in one to all synapses settling to a non-zero weight [2] . We will first show that this simple modification naturally gives us four quadrant multiplications. The output (drain) current is the sum of the current from each s-d pFET transistor:
A FOUR-QUADRANT FLOATING-GATE SYNAPSE
where W + and W -are the synapses corresponding to V.+ and vi;, respectively. The synapse weight, defined by W": W -, and AI& take on both positive and negative values; therefore the change in the output current is a fourquadrant product of the input by the synapse weight for fast timescales. the first term is constant for fast signals, and is typically part of the biasing circuitry. This part of the circuit is simlar to other four-quadrant multipliers used in continuous-time filters [4, 51.
The difficult part is to get simultanious four-quadrant correlations in the same circuit configuration. Consider the synapse in Fig. 4 with inputs applied to V,, and Vout around a constant bias voltage. We can write the dynamics for the two weights, W+ and W -, from (4) by substituting the appropriate variables. We can expand these two equation2 around AK, = 0, AV& = 0, and W = 1 upto second order, and then average over many periods of the input signal. The resulting approximate steady-state solution for Wf -W -for these two differential equations is where AK,, and AVO,, are either positive or negative, and we use E [.] to represent an average of the arguement over many periods of the input signal.
For two phase shifted sinusoidial inputs at the input and output terminals, the resulting correlation will be the cosine of the phase shift between the two signals. The results of this experiment is shown in Fig. 5 ; we measured the steady-state channel currents to obtain the difference of the weights. Qualitatively, we immediately see that we get a four-quadrant correlation, because a 180 degree phase shift in one input inverts the sign of the weight. We get similar results for two phase-shifted square-wave inputs. The measured data closely matches the fit to a cosine function with an additional phase shift of 5 degrees.
